KudoZ home » English to Chinese » IT (Information Technology)

chip scaling

Chinese translation: 芯片尺寸的继续缩小

Advertisement

Login or register (free and only takes a few minutes) to participate in this question.

You will also have access to many other tools and opportunities designed for those who have language-related jobs
(or are passionate about them). Participation is free and the site has a strict confidentiality policy.
GLOSSARY ENTRY (DERIVED FROM QUESTION BELOW)
English term or phrase:chip scaling
Chinese translation:芯片尺寸的继续缩小
Entered by: clearwater
Options:
- Contribute to this entry
- Include in personal glossary

09:31 Mar 6, 2007
English to Chinese translations [PRO]
Tech/Engineering - IT (Information Technology) / IC lithography
English term or phrase: chip scaling
The lithography world has suddenly turned upside-down as the industry gets socked by a double whammy: The window of opportunity is slowly closing on extreme-ultraviolet (EUV) lithography for IC production, but the most likely alternative--a version of 193-nanometer immersion--is proving expensive. The added costs could have some serious implications for chip scaling.
clearwater
China
Local time: 01:55
芯片尺寸的继续缩小
Explanation:
我觉得在这chip scaling可能是指scaling down of the chip size。之所以这样认为,是因为光刻技术是芯片制造的核心技术之一,对于生产小尺寸的芯片起着至关重要的作用。如果光刻技术的问题不得到解决,将会成为芯片生产的瓶颈,也就是说影响生产更小的芯片的前景。

--------------------------------------------------
Note added at 1 hr (2007-03-06 11:10:19 GMT)
--------------------------------------------------

每块集成电路都由不同层次的材料组成的,而且每一层的图形和电气特性也各不相同。在每一层上形成不同图形的过程叫光刻(opticl lithography)。光刻与照像和冲洗底片的过程类似,但是它的精度很高,能够产生宽度小于 0 . 5微米(m i c r o m e t e r,µm)的图形 。在日常用语中,m i c r o m e t e r经常被简化为m i c r o n。具备产生如此微小电路的能力使我们可以制造 V L S I级电路。
http://thns.tsinghua.edu.cn/thnsebooks/ebook183/07.pdf.

--------------------------------------------------
Note added at 1 day12 hrs (2007-03-07 21:53:28 GMT)
--------------------------------------------------

hehe,没想到隐藏在这个scaling下面的居然是鼎鼎有名的摩尔定律~~~~
“摩尔定律”,它是英特尔公司创始人之一戈登•摩尔(Gordon Moore)于1965年在总结存储器芯片的增长规律时(据说当时在准备一个讲演),发现“微芯片上集成的晶体管数目每12个月翻一番”。当然这种表述没有经过什么论证,只是一种现象的归纳。但是后来的发展却很好地验证了这一说法,使其享有了“定律”的荣誉。后来表述为“集成电路的集成度每18个月翻一番”,或者说“三年翻两番”。这些表述并不完全一致,但是它表明半导体技术是按一个较高的指数规律发展
目前,大规模芯片生产已达到0.25微米工艺。微电子工业发展每下一步的线宽大约是前一步的0.7倍,因而 0.25微米的下一步是0.18微米,其后是0.13微米、0.09微米、0.06微米。请见:
http://www.kxsj.com/artshow.asp?id=55
而传统的scaling对应的就是这个,每下一步的线宽大约是前一步的0.7倍,如下:
SI: Scaling requirements have also changed.

Case: True. The industry has recognized that scaling doesn't have to be driven the traditional way of always making something 0.71× smaller every generation; that you can use equivalent scaling to achieve the same result. This is why some may choose to add an extra layer of metallization to achieve the same chip functionality, while others choose to save some money and shrink the transistor a little bit further. Companies can now deliver chips with more functionality, without necessarily having the same technology capabilities.
至于中文,可译做微缩。微缩(Scaling)理论,请见:
http://www.sichinamag.com/Article/html/2007-01/2007119045030...
集成度的提高,不仅意味着单个晶体管的尺寸缩小了,同时也意味着采用了更加先进的制作工艺,因为晶体管尺寸与制作工艺之间有着密切的联系。可以说,集成电路技术的发展过程,就是把晶体管尺寸做得越来越小的过程,而更小的尺寸对设计和制造设备以及芯片材料等都提出了更为苛刻的要求。为了克服技术障碍,芯片企业每年都投入数十亿美元的研发经费,世界一流的科学家和工程师都参与了耗资巨大的芯片微缩化工程。
http://www1.pcpro.com.cn/topic.php?id=7370
所以正确的翻译应该是,芯片微缩(化)

--------------------------------------------------
Note added at 1 day12 hrs (2007-03-07 22:06:27 GMT)
--------------------------------------------------

我猜测的scaling down好像并没有错哦。如下:
量子电子器件(QED)和以分子原子自组装技术为基础的纳米电子学将带来崭新的领域
  在上节我们谈到的以尺寸不断缩小的硅基CMOS工艺技术,可称之为“scaling down”
http://www.lunw.com/thesis/26/3663_1.html
Selected response from:

sunnyxia
Local time: 18:55
Grading comment
多谢!
4 KudoZ points were awarded for this answer

Advertisement


Summary of answers provided
3 +5芯片尺寸的继续缩小
sunnyxia


Discussion entries: 1





  

Answers


1 hr   confidence: Answerer confidence 3/5Answerer confidence 3/5 peer agreement (net): +5
芯片尺寸的继续缩小


Explanation:
我觉得在这chip scaling可能是指scaling down of the chip size。之所以这样认为,是因为光刻技术是芯片制造的核心技术之一,对于生产小尺寸的芯片起着至关重要的作用。如果光刻技术的问题不得到解决,将会成为芯片生产的瓶颈,也就是说影响生产更小的芯片的前景。

--------------------------------------------------
Note added at 1 hr (2007-03-06 11:10:19 GMT)
--------------------------------------------------

每块集成电路都由不同层次的材料组成的,而且每一层的图形和电气特性也各不相同。在每一层上形成不同图形的过程叫光刻(opticl lithography)。光刻与照像和冲洗底片的过程类似,但是它的精度很高,能够产生宽度小于 0 . 5微米(m i c r o m e t e r,µm)的图形 。在日常用语中,m i c r o m e t e r经常被简化为m i c r o n。具备产生如此微小电路的能力使我们可以制造 V L S I级电路。
http://thns.tsinghua.edu.cn/thnsebooks/ebook183/07.pdf.

--------------------------------------------------
Note added at 1 day12 hrs (2007-03-07 21:53:28 GMT)
--------------------------------------------------

hehe,没想到隐藏在这个scaling下面的居然是鼎鼎有名的摩尔定律~~~~
“摩尔定律”,它是英特尔公司创始人之一戈登•摩尔(Gordon Moore)于1965年在总结存储器芯片的增长规律时(据说当时在准备一个讲演),发现“微芯片上集成的晶体管数目每12个月翻一番”。当然这种表述没有经过什么论证,只是一种现象的归纳。但是后来的发展却很好地验证了这一说法,使其享有了“定律”的荣誉。后来表述为“集成电路的集成度每18个月翻一番”,或者说“三年翻两番”。这些表述并不完全一致,但是它表明半导体技术是按一个较高的指数规律发展
目前,大规模芯片生产已达到0.25微米工艺。微电子工业发展每下一步的线宽大约是前一步的0.7倍,因而 0.25微米的下一步是0.18微米,其后是0.13微米、0.09微米、0.06微米。请见:
http://www.kxsj.com/artshow.asp?id=55
而传统的scaling对应的就是这个,每下一步的线宽大约是前一步的0.7倍,如下:
SI: Scaling requirements have also changed.

Case: True. The industry has recognized that scaling doesn't have to be driven the traditional way of always making something 0.71× smaller every generation; that you can use equivalent scaling to achieve the same result. This is why some may choose to add an extra layer of metallization to achieve the same chip functionality, while others choose to save some money and shrink the transistor a little bit further. Companies can now deliver chips with more functionality, without necessarily having the same technology capabilities.
至于中文,可译做微缩。微缩(Scaling)理论,请见:
http://www.sichinamag.com/Article/html/2007-01/2007119045030...
集成度的提高,不仅意味着单个晶体管的尺寸缩小了,同时也意味着采用了更加先进的制作工艺,因为晶体管尺寸与制作工艺之间有着密切的联系。可以说,集成电路技术的发展过程,就是把晶体管尺寸做得越来越小的过程,而更小的尺寸对设计和制造设备以及芯片材料等都提出了更为苛刻的要求。为了克服技术障碍,芯片企业每年都投入数十亿美元的研发经费,世界一流的科学家和工程师都参与了耗资巨大的芯片微缩化工程。
http://www1.pcpro.com.cn/topic.php?id=7370
所以正确的翻译应该是,芯片微缩(化)

--------------------------------------------------
Note added at 1 day12 hrs (2007-03-07 22:06:27 GMT)
--------------------------------------------------

我猜测的scaling down好像并没有错哦。如下:
量子电子器件(QED)和以分子原子自组装技术为基础的纳米电子学将带来崭新的领域
  在上节我们谈到的以尺寸不断缩小的硅基CMOS工艺技术,可称之为“scaling down”
http://www.lunw.com/thesis/26/3663_1.html


    Reference: http://www.nanost.net/?action_viewthread_tid_2525.html
sunnyxia
Local time: 18:55
Native speaker of: Native in ChineseChinese
PRO pts in category: 18
Grading comment
多谢!

Peer comments on this answer (and responses from the answerer)
agree  Wenjer Leuschel: 半导体集成电路制作的必要过程
1 hr
  -> thx a lot

agree  Julia Zou
13 hrs
  -> thanks, Julia

agree  Huijun Suo: 不好意思,我修正我的意见并改变立场,同意 scaling 在此是 scaling down 的意思,看来表态之前要仔细琢磨上下文。
1 day2 hrs
  -> 谢谢指正,请问scaling在这的英文意思是什么呢?我先前查过scale 和scaling的意思,都没有对得上号的,应该是一种很特殊的专业用法吧。请教了。

agree  sallymae: 芯片标定
1 day16 hrs

agree  Danbing HE
3 days4 hrs
Login to enter a peer comment (or grade)




Return to KudoZ list


KudoZ™ translation help
The KudoZ network provides a framework for translators and others to assist each other with translations or explanations of terms and short phrases.



See also:



Term search
  • All of ProZ.com
  • Term search
  • Jobs
  • Forums
  • Multiple search