interleaving NAND chips in parallel

11:03 Aug 30, 2008
This question was closed without grading. Reason: Other

English to Chinese translations [PRO]
Tech/Engineering - IT (Information Technology) / solid-state disks
English term or phrase: interleaving NAND chips in parallel
NAND is not efficient at random writes. In fact, most vendors tout burst speeds when offering read and write rates without showing sustained sequential figures in their marketing materials, according to Cohen, Unsworth and others. To make up for this shortcoming, vendors are trying to navigate slow read/write speeds not through the NAND flash itself, but through the controller electronics, memory buffers, multiple controller channels, {interleaving NAND chips in parallel} and flash management software, according to Unsworth.
并行交错NAND芯片?并行插入NAND芯片?还是?
clearwater
China
Local time: 15:32



  

Login or register (free and only takes a few minutes) to participate in this question.

You will also have access to many other tools and opportunities designed for those who have language-related jobs (or are passionate about them). Participation is free and the site has a strict confidentiality policy.

KudoZ™ translation help

The KudoZ network provides a framework for translators and others to assist each other with translations or explanations of terms and short phrases.


See also:
Term search
  • All of ProZ.com
  • Term search
  • Jobs
  • Forums
  • Multiple search