KudoZ home » English to Indonesian » Tech/Engineering

indonesia

Indonesian translation: Indonesia

Advertisement

Login or register (free and only takes a few minutes) to participate in this question.

You will also have access to many other tools and opportunities designed for those who have language-related jobs
(or are passionate about them). Participation is free and the site has a strict confidentiality policy.
11:38 Mar 29, 2002
English to Indonesian translations [Non-PRO]
Tech/Engineering / engineer education
English term or phrase: indonesia
Features
• Fast Read Access Time - 120 ns
• Fast Byte Write - 200 µs or 1 ms
• Self-Timed Byte Write Cycle
– Internal Address and Data Latches
– Internal Control Timer
– Automatic Clear Before Write
• Direct Microprocessor Control
– READY/BUSY Open Drain Output
–DATA Polling
• Low Power
– 30 mA Active Current
–100 µA CMOS Standby Current
• High Reliability
– Endurance: 10 4 or 10 5 Cycles
– Data Retention: 10 Years
• 5V ± 10% Supply
• CMOS and TTL Compatible Inputs and Outputs
• JEDEC Approved Byte-Wide Pinout
• Commercial and Industrial Temperature Ranges
Description
The AT28C64 is a low-power, high-performance 8,192 words by 8-bit nonvolatile
Electrically Erasable and Programmable Read Only Memory with popular, easy to use
features. The device is manufactured with Atmel’s reliable nonvolatile technology.
64K (8K x 8)
Parallel
EEPROMs
AT28C64
AT28C64X

Device Operation
READ: The AT28C64 is accessed like a Static RAM.
When CE and OE are low and WE is high, the data stored
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in a high
impedance state whenever CE or OE is high. This dual line
control gives designers increased flexibility in preventing
bus contention.
BYTE WRITE: Writing data into the AT28C64 is similar to
writing into a Static RAM. A low pulse on the WE or CE
input with OE high and CE or WE low (respectively) ini-tiates
a byte write. The address location is latched on the
falling edge of WE (or CE); the new data is latched on the
rising edge. Internally, the device performs a self-clear
before write. Once a byte write has been started, it will
automatically time itself to completion. Once a program-ming
operation has been initiated and for the duration of
t WC , a read operation will effectively be a polling operation.
FAST BYTE WRITE: The AT28C64E offers a byte write
time of 200 ms maximum. This feature allows the entire
device to be rewritten in 1.6 seconds.
READY/BUSY: Pin 1 is an open drain RDY/BUSY output
that can be used to detect the end of a write cycle.
RDY/BUSY is actively pulled low during the write cycle and
is released at the completion of the write. The open drain
connection allows for OR-tying of several devices to the
same RDY/BUSY line. The RDY/BUSY pin is not con-nected
for the AT28C64X.
DATA POLLING: The AT28C64 provides DATA POLLING
to signal the completion of a write cycle. During a write
cycle, an attempted read of the data being written results in
the complement of that data for I/O 7 (the other outputs are
indeterminate). When the write cycle is finished, true data
appears on all outputs.
WRITE PROTECTION: Inadvertent writes to the device
are protected against in the following ways: (a) V CC
sense—if V CC is below 3.8V (typical) the write function is
inhibited; (b) V CC power on delay—once V CC has reached
3.8V the device will automatically time out 5 ms (typical)
before allowing a byte write; and (c) write inhibit—holding
any one of OE low, CE high or WE high inhibits byte write
cycles.
CHIP CLEAR: The contents of the entire memory of the
AT28C64 may be set to the high state by the CHIP CLEAR
operation. By setting CE low and OE to 12 volts, the chip is
cleared when a 10 msec low pulse is applied to WE.
DEVICE IDENTIFICATION: An extra 32 bytes of
EEPROM memory are available to the user for device iden-tification.
By raising A9 to 12 ± 0.5V and using address
locations 1FE0H to 1FFFH the additional bytes may be
written to or read from in the same manner as the regular
memory array.Notes: 1. CE may be delayed up to t ACC - t CE after the address transition without impact on t ACC .
2. OE may be delayed up to t CE - t OE after the falling edge of CE without impact on t CE or by t ACC - t OE after an address change
without impact on t ACC .
3. t DF is specified from OE or CE whichever occurs first (C L = 5 pF).
4. This parameter is characterized and is not 100% tested.
amar
Indonesian translation:Indonesia
Explanation:
Though the term doesn't appear in the text...

BTW, this is not a site where you can get translations for free. If you want to have your text translated, please go to "post a job".

Serge L.
Selected response from:

Serge L
Local time: 13:57
Grading comment
Graded automatically based on peer agreement. KudoZ.
4 KudoZ points were awarded for this answer

Advertisement


Summary of answers provided
4 +2IndonesiaSerge L


  

Answers


38 mins   confidence: Answerer confidence 4/5Answerer confidence 4/5 peer agreement (net): +2
Indonesia


Explanation:
Though the term doesn't appear in the text...

BTW, this is not a site where you can get translations for free. If you want to have your text translated, please go to "post a job".

Serge L.


    KudoZ rules
Serge L
Local time: 13:57
Grading comment
Graded automatically based on peer agreement. KudoZ.

Peer comments on this answer (and responses from the answerer)
agree  Louis SOETEDJA: Fully agree.... looks like people are trying to get free translation through this
8 hrs

agree  Rayindra
2 days15 hrs
Login to enter a peer comment (or grade)




Return to KudoZ list


KudoZ™ translation help
The KudoZ network provides a framework for translators and others to assist each other with translations or explanations of terms and short phrases.



See also:



Term search
  • All of ProZ.com
  • Term search
  • Jobs
  • Forums
  • Multiple search